ICCAD '96 Zamlog: A Parallel Algorithm for Fault Simulation Based on Zambezi

Abstract We present a new multiprocessor sequential circuit fault simulator, Zamlog, b ased on a novel uniprocessor simulator, Zambezi. Both the fault and test sets are partitioned for multiprocessor simulation. The parallelization technique, designed t o p r eserve the eciency of Zambezi, is simple to implement and has low communication requirements. Experimental results indicate that Zamlog can obtain speedups of up to 95. The speedups obtained and the scalability are b etween 3 and 10 times better than any reported in the literature. Furthermore, the speed-ups obtained are with respect to a uniprocessor algorithm which is superior, by an average of 40%, to those used to gauge the speed-ups of previous parallel systems