This work discusses the Memory Architecture for Reconfigurable Computers (MARC), a scalable, device-independent memory interface that supports both irregular (via configurable caches) and regular accesses (via pre-fetching stream buffers). By hiding specifics behind a consistent abstract interface, it is suitable as a target environment for automatic hardware compilation
The memory system of a modern embedded processor con- sumes a large fraction of total system energy....
Application-specific hardware and reconfigurable processors can dramatically speed up compute-intens...
Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing ...
Current Reconfigurable Computers (RCs) do not share a unified architectural model, which presents a ...
To reduce the average time needed to perform a read or a write access in a multiprocessor, a cache i...
The performance of the memory hierarchy has become one of the most critical elements in the performa...
Data mining, bioinformatics, knowledge discovery, social network analysis, are emerging irregular ap...
Higher-level parallel programming languages can be difficult to implement efficiently on parallel ma...
Cache memory, often referred to as cache, is a supplementary memory gadget that saves regularly used...
UnrestrictedConfigurable architectures offer the unique opportunity of realizing hardware designs ta...
Before it can achieve wide acceptance,parallel computation must be made significantly easier to prog...
Coarse-grained reconfigurable architectures can enhance the performance of critical loops and comput...
Parallel processing is continually concerned about how to supply all the processing nodes with data....
This work explores the tradeoffs of the memory system of a new massively parallel multiprocessor in ...
While programmable accelerators such as application-specific processors and reconfigurable architect...
The memory system of a modern embedded processor con- sumes a large fraction of total system energy....
Application-specific hardware and reconfigurable processors can dramatically speed up compute-intens...
Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing ...
Current Reconfigurable Computers (RCs) do not share a unified architectural model, which presents a ...
To reduce the average time needed to perform a read or a write access in a multiprocessor, a cache i...
The performance of the memory hierarchy has become one of the most critical elements in the performa...
Data mining, bioinformatics, knowledge discovery, social network analysis, are emerging irregular ap...
Higher-level parallel programming languages can be difficult to implement efficiently on parallel ma...
Cache memory, often referred to as cache, is a supplementary memory gadget that saves regularly used...
UnrestrictedConfigurable architectures offer the unique opportunity of realizing hardware designs ta...
Before it can achieve wide acceptance,parallel computation must be made significantly easier to prog...
Coarse-grained reconfigurable architectures can enhance the performance of critical loops and comput...
Parallel processing is continually concerned about how to supply all the processing nodes with data....
This work explores the tradeoffs of the memory system of a new massively parallel multiprocessor in ...
While programmable accelerators such as application-specific processors and reconfigurable architect...
The memory system of a modern embedded processor con- sumes a large fraction of total system energy....
Application-specific hardware and reconfigurable processors can dramatically speed up compute-intens...
Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing ...
DOI
Add to ORKG