Power-efficient instruction delivery through trace reuse

As power dissipation inexorably becomes the major bottleneck in system integration and reliability, the front-end instruc-tion delivery path in a traditional out-of-order superscalar processor needs to deliver high application performance in an energy-effective manner. This challenge can be addressed by efficiently reusing the work of fetch and decode performed dur-ing preceding loop iterations and resident mostly within the processor itself. As a large percentage of the instructions cur-rently under fetch have previously dispatched copies resident in the Reorder Buffer (ROB), in this paper we develop a mechanism to utilize the ROB as a storage location for pre-viously decoded instructions. Thus instructions can be fed directly from the ROB into the rename and issue stages, en-abling the gating off of the fetch and decode logic for large periods of time so as to deliver significant power savings. Power and performance criticality of the ROB requires an efficient reuse identification mechanism; we outline such a cost-efficient Reuse Identification Unit (RIU) which en-ables effective identification of the matches between the ROB entries and the instructions currently under fetch. Simula-tion results on both multimedia and SPEC 2000 benchmarks confirm that incorporating the proposed technique on tradi-tional out-of-order superscalar processors results in signifi-cant savings in the overall system power dissipation, achieved within a limited hardware budget and negligible performance degradation