Artifact for the Risotto: A Dynamic Binary Translator for Weak Memory Model Architectures paper published at ASPLOS'23
As hardware parallelism continues to increase, CPU caches can no longer be considered a transparent,...
We present Dartagnan, a bounded model checker (BMC) for concurrent programs under weak memory models...
The porting of software to newer and faster machines using static binary translation techniques has ...
Artifact for the paper titled "Lasagne: A Static Binary Translator for Weak Memory Model Architectur...
Dynamic Binary Translation (DBT) is a powerful approach to support cross-architecture emulation of u...
Dynamic Binary Translation (DBT) is a powerful approach to support cross-architecture emulation of u...
Artifact for the paper titled "Lasagne: A Static Binary Translator for Weak Memory Model Architectur...
This is the artifact accompanying our paper "Kater: Automating Weak Memory Models", conditionally ac...
Dynamic Binary Translation (DBT) is a powerful approach to support cross-architecture emulation of u...
This artifact allows for reproducing the results of Section 6 of the paper Static Analysis of Memory...
Recently, reconfigurable architectures, which outperform DSP processors, have become important. Alth...
Funding: This work was supported by a UK RISE Grant.The emergence of new architectures create a recu...
Historically memory models for multiprocessors have not been designed deliberately but have just eme...
This is the artifact accompanying our paper "GenMC: A Model Checker for Weak Memory Models", accept...
Dynamic binary translation (DBT) is a powerful tech-nique with several important applications. Syste...
As hardware parallelism continues to increase, CPU caches can no longer be considered a transparent,...
We present Dartagnan, a bounded model checker (BMC) for concurrent programs under weak memory models...
The porting of software to newer and faster machines using static binary translation techniques has ...
Artifact for the paper titled "Lasagne: A Static Binary Translator for Weak Memory Model Architectur...
Dynamic Binary Translation (DBT) is a powerful approach to support cross-architecture emulation of u...
Dynamic Binary Translation (DBT) is a powerful approach to support cross-architecture emulation of u...
Artifact for the paper titled "Lasagne: A Static Binary Translator for Weak Memory Model Architectur...
This is the artifact accompanying our paper "Kater: Automating Weak Memory Models", conditionally ac...
Dynamic Binary Translation (DBT) is a powerful approach to support cross-architecture emulation of u...
This artifact allows for reproducing the results of Section 6 of the paper Static Analysis of Memory...
Recently, reconfigurable architectures, which outperform DSP processors, have become important. Alth...
Funding: This work was supported by a UK RISE Grant.The emergence of new architectures create a recu...
Historically memory models for multiprocessors have not been designed deliberately but have just eme...
This is the artifact accompanying our paper "GenMC: A Model Checker for Weak Memory Models", accept...
Dynamic binary translation (DBT) is a powerful tech-nique with several important applications. Syste...
As hardware parallelism continues to increase, CPU caches can no longer be considered a transparent,...
We present Dartagnan, a bounded model checker (BMC) for concurrent programs under weak memory models...
The porting of software to newer and faster machines using static binary translation techniques has ...
DOI
Add to ORKG