Parallel shared-memory machines with hundreds or thousands of processor-memory nodes have been built; in the future we will see machines with millions or even billions of nodes. Associated with such large systems is a new set of design challenges. Many problems must be addressed by an architecture in order for it to be successful; of these, we focus on three in particular. First, a scalable memory system is required. Second, the network messaging protocol must be fault-tolerant. Third, the overheads of thread creation, thread management and synchronization must be extremely low. This thesis presents the complete system design for Hamal, a shared-memory architecture which addresses these concerns and is directly scalable to one mill...
Since the invention of the transistor, clock frequency increase was the primary method of improving ...
It is our thesis that scalable synchronization can be achieved with only minimal hardware support, s...
This thesis describes and evaluates an integrated memory and network subsystem designed to provide t...
We review a decade\u27s work on message passing MIMD parallel computers in the areas of hardware, so...
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer...
A sequential computer executes one CPU instruction at a time. Over the years sequential computers ha...
Graduation date: 1995There appears to be a broad agreement that high-performance computers of the fu...
The demand for processing power is increasing steadily. In the past, single processor architectures ...
The furious pace of Moore's Law is driving computer architecture into a realm where the the speed o...
As multiprocessor system size scales upward, two important aspects of multiprocessor systems will ...
Future performance improvements must come from the exploitation of concurrency at all levels. Recen...
Thesis (Ph.D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer ...
We propose an algorithm for simulating atomic registers, test-and-set, fetch-and-add, and read-modif...
As the level of parallelism in manycore processors keeps increasing, providing efficient mechanisms ...
Today’s supercomputers are built from the state-of-the-art components to extract as much performance...
Since the invention of the transistor, clock frequency increase was the primary method of improving ...
It is our thesis that scalable synchronization can be achieved with only minimal hardware support, s...
This thesis describes and evaluates an integrated memory and network subsystem designed to provide t...
We review a decade\u27s work on message passing MIMD parallel computers in the areas of hardware, so...
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer...
A sequential computer executes one CPU instruction at a time. Over the years sequential computers ha...
Graduation date: 1995There appears to be a broad agreement that high-performance computers of the fu...
The demand for processing power is increasing steadily. In the past, single processor architectures ...
The furious pace of Moore's Law is driving computer architecture into a realm where the the speed o...
As multiprocessor system size scales upward, two important aspects of multiprocessor systems will ...
Future performance improvements must come from the exploitation of concurrency at all levels. Recen...
Thesis (Ph.D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer ...
We propose an algorithm for simulating atomic registers, test-and-set, fetch-and-add, and read-modif...
As the level of parallelism in manycore processors keeps increasing, providing efficient mechanisms ...
Today’s supercomputers are built from the state-of-the-art components to extract as much performance...
Since the invention of the transistor, clock frequency increase was the primary method of improving ...
It is our thesis that scalable synchronization can be achieved with only minimal hardware support, s...
This thesis describes and evaluates an integrated memory and network subsystem designed to provide t...
.jpg%3Fwidth%3D300&w=3840&q=75)
Add to ORKG