A Dynamic Binary Translation Approach to Architectural Simulation

{ cain} @ cs.wisc.edu, { lepak,mikko} @ ece.wisc.edu We present the design of n PowerPC.based simulation infrastructure for architectural research. Our infrastructure uses an execution-driven out-of-order processor timing simula-tor from the SimpleScalar tool set. While porting SimpleScalar to the PowerPC architecture, we would like to remain compatible with other versions of SimpleScalar. We accomplish this by performing dynamic binary translation of the PowerPC instruction set arcldtecture to the SimpleScalar instruction set architecture, and by mapping the PowerPC architectural state onto the Simple.Scalar register set. Using this infrastructure, we execute unmodified PowerPC binaries on an out-or-order processor timing simulator which implements the SimpleScalar architecture. We describe and investigate trade-offs in the translation of some complex Pow-erPC instructions and advocate adoption of speculative decode to optimize instruction trans-lations for the common ease. We find that simple decode predictors can reach better than 90 % accuracy for guiding speculative decode