The Design and implementfor Transceiver of WIA-PA

In this paper, the system scheme and system architecture for transceiver of WIA-PA are presented. The low-IF topology and direct up conversion method are employed, corresponding to receiver part and transmitter part. And in the baseband part, differential and correlation demodulate received signals, as well as time sync, frequency offset calibrate and frame sync operations are designed for salvation the problem of real radio environmental effects. The chip implements using 0.18m CMOS process has small chip area and low power consumption. The minimum sensitivity of receiver is less than -85dBm for 1% PER (packet error rate), which is better than the required sensitivity for specification