Hardware Architectures Exploration for Hyper-Elliptic Curve Cryptography

International audienceOur research group has been studying arithmetic operators and implementations of hardware accelerators for ECC, with robustness against physical attacks such as Side Channel Analysis (SCA) or faults injections. We are now designing hardware accelerators for HECC scalar multiplication by exploring different types of architectures. We developed a specific CABA (Cycle Accurate, Bit Accurate) simulator for our architectures. With this simulator, we can study the impact of the type, number and size of the arithmetic units and of the choice between different types of parallel architecture on the performances, circuit area and resistance against physical attacks. We will also compare different ways to manage internal data transfers and different control flow implementations. The most interesting configurations will be implemented on FPGA and evaluated on our attack setup