SAMPA Chip: the New 32 Channels ASIC for the ALICE TPC and MCH Upgrades
- Adolfsson, J.
- Ayala Pabon, A.
- Bregant, M.
- Britton, C.
- Brulin, G.
- Carvalho, D.
- Chambert, V.
- Chinellato, D.
- Espagnon, B.
- Herrera, H.D.Hernandez
- Ljubicic, T.
- Mahmood, S.M.
- Mjörnmark, U.
- Moraes, D.
- Munhoz, M.G.
- Noël, G.
- Oskarsson, A.
- Osterman, L.
- Pilyar, A.
- Read, K.
- Ruette, A.
- Russo, P.
- Sanches, B.C.S.
- Severo, L.
- Silvermyr, D.
- Suire, C.
- Tambave, G.J.
- Tun-Lanoë, K.M.M.
- Noije, W.van
- Velure, A.
- Vereschagin, S.
- Wanlin, E.
- Weber, T.O.
- Zaporozhets, S.
DOIAbstract
International audienceThis paper presents the test results of the second prototype of SAMPA, the ASIC designed for the upgrade of read-out front end electronics of the ALICE Time Projection Chamber (TPC) and Muon Chamber (MCH). SAMPA is made in a 130 nm CMOS technology with 1.25 V nominal voltage supply and provides 32 channels, with selectable input polarity, and three possible combinations of shaping time and sensitivity. Each channel consists of a Charge Sensitive Amplifier, a semi-Gaussian shaper and a 10-bit ADC, a Digital Signal Processor provides digital filtering and compression capability. In the second prototype run both full chip and single test blocks were fabricated, allowing block characterization and full system behaviour stu...
Add to ORKG