Bounding Worst-Case DRAM Performance on Multicore Processors

Bounding the worst-case DRAM performance for a real-time application is a challenging problem that is critical for computing worst-case execution time (WCET), especially for multicore processors, where the DRAM memory is usually shared by all of the cores. Typically, DRAM commands from consecutive DRAM accesses can be pipelined on DRAM devices according to the spatial locality of the data fetched by them. By considering the effect of DRAM command pipe-lining, we propose a basic approach to bounding the worst-case DRAM performance. An enhanced approach is proposed to reduce the overestimation from the invalid DRAM access sequences by checking the timing order of the co-running applications on a dual-core processor. Compared with the conservative approach, which assumes that no DRAM com-mand pipelining exists, our experimental results show that the basic approach can bound the WCET more tightly, by 15.73 % on average. The experimental results also indicate that the enhanced approach can further improve the tightness of WCET by 4.23 % on average as compared to the basic approach