Dataset supporting: Hailes, P., Xu, L., Maunder, R., Al-Hashimi, B., and Hanzo, L. (2017). A flexible FPGA-based quasi-cyclic LDPC decoder. IEEE Access. DOI: 10.1109/ACCESS.2017.2678103</span
Conference paperWith the current trend of the increase in the data-rate requirements of wireless sy...
International audience—In this paper, we propose a layered LDPC decoder architecture targeting flexi...
Low-Density Parity Check (LDPC) error correction decoders have become popular in communications syst...
Comparison of fixed-point CNPUs constructed using the proposed novel Dual-tree topology vs. three al...
Low-Density Parity Check (LDPC) error correction decoders have become popular in diverse communicati...
International audienceThe quasi-cyclic (QC) low-density parity-check (LDPC) code is a key error corr...
Abstract—Designers are increasingly relying on field-pro-grammable gate array (FPGA)-based emulation...
Abstract — Due to their Shannon-limit-approaching performance and low-complexity decoding, low-densi...
This paper proposes a decoder architecture for low-density parity-check convolutional code (LDPCCC)....
Abstract—In this paper we propose the construction of Spa-tially Coupled Low-Density Parity-Check (S...
High rate low density parity check (LDPC) codes that are employed in NAND flash memories are require...
International audienceLow Density Parity Check (LDPC) codes have recently been chosen in the CCSDS s...
Abstract We describe a fully recongurable low-density par-ity check (LDPC) decoder for quasi-cyclic...
Abstract — The design and implementation of a flexible LDPC decoder able to cope with different code...
2015-2016 > Academic research: refereed > Publication in refereed journal201805_a bcmaAccepted Manus...
Conference paperWith the current trend of the increase in the data-rate requirements of wireless sy...
International audience—In this paper, we propose a layered LDPC decoder architecture targeting flexi...
Low-Density Parity Check (LDPC) error correction decoders have become popular in communications syst...
Comparison of fixed-point CNPUs constructed using the proposed novel Dual-tree topology vs. three al...
Low-Density Parity Check (LDPC) error correction decoders have become popular in diverse communicati...
International audienceThe quasi-cyclic (QC) low-density parity-check (LDPC) code is a key error corr...
Abstract—Designers are increasingly relying on field-pro-grammable gate array (FPGA)-based emulation...
Abstract — Due to their Shannon-limit-approaching performance and low-complexity decoding, low-densi...
This paper proposes a decoder architecture for low-density parity-check convolutional code (LDPCCC)....
Abstract—In this paper we propose the construction of Spa-tially Coupled Low-Density Parity-Check (S...
High rate low density parity check (LDPC) codes that are employed in NAND flash memories are require...
International audienceLow Density Parity Check (LDPC) codes have recently been chosen in the CCSDS s...
Abstract We describe a fully recongurable low-density par-ity check (LDPC) decoder for quasi-cyclic...
Abstract — The design and implementation of a flexible LDPC decoder able to cope with different code...
2015-2016 > Academic research: refereed > Publication in refereed journal201805_a bcmaAccepted Manus...
Conference paperWith the current trend of the increase in the data-rate requirements of wireless sy...
International audience—In this paper, we propose a layered LDPC decoder architecture targeting flexi...
Low-Density Parity Check (LDPC) error correction decoders have become popular in communications syst...
DOI
Add to ORKG