OPTIMAL AREA AND PERFORMANCE MAPPING OF K-LUT BASED FPGAS

  • Ion I. BUCUR
  • Cornel POPESCU
  • George CULEA
  • Alexandru E. ŞUŞU
Language
English

Abstract

FPGA circuits are increasingly used in many fields: for rapid prototyping of new products (including fast ASIC implementation), for logic emulation, for producing a small number of a device, or if a device should be reconfigurable in use (reconfigurable computing). Determining if an arbitrary, given wide, function can be implemented by a programmable logic block, unfortunately, it is generally, a very difficult problem. This problem is called the Boolean matching problem. This paper introduces a new implemented algorithm able to map, both for area and performance, combinational networks using k-LUT based FPGAs.k-LUT based FPGAs, combinational circuits, performance-driven mapping.

Extracted data

Loading...

Related items

OPTIMAL AREA AND PERFORMANCE MAPPING OF K-LUT BASED FPGAS
  • Ion I. BUCUR
  • Cornel POPESCU
  • George CULEA
  • Alexandru E. ŞUŞU

FPGA circuits are increasingly used in many fields: for rapid prototyping of new products (including...

Technology mapping for field-programmable gate arrays.
  • Chowdhary, Amit
January 1997

Field-programmable gate arrays (FPGAs) are integrated circuits (ICs) used for rapid prototyping and ...

Power-Aware, Depth-Optimum and Area Minimization Mapping of K- LUT Based FPGA Circuits
December 2014

Abstract:- This paper introduces an efficient application intended for mapping under complex criteri...

We use cookies to provide a better user experience.