Generation of a Precise Binary Logarithm with Difference Grouping Programmable Logic Array

[[abstract]]The design algorithm of a differential group programmable logic array (DGPLA) to generate the precise binary logarithm function is suggested. It can reach an optimal condition such that the number of bits in a PLA is minimized, while the error is still kept as small as possible. Thus, the space in the PLA is saved, estimated at only 15.94 percent of the space for a readonly memory (ROM) counterpart.[[fileno]]2030129010013[[department]]電機工程學