A low-power SRAM for Viterbi decoder in wireless communication

[[abstract]]In a consumer electronic device, the embedded memories often consume a major portion of the total power. In this paper, we present a low-power SRAM design for a Viterbi decoder, featuring a quiet-bitline architecture with two techniques. Firstly, we use a one-side driving scheme for the write operation to prevent the excessive full-swing charging on the bitlines. Secondly, we use a precharge-free pulling scheme for the read operation so as to keep all bitlines at low voltages at all times. Silicon results shows that such architecture can lead to a significant 70%power reduction over a self-designed baseline low-power SRAM macro.[[fileno]]2030116010023[[department]]電機工程學