VLSI design of the RSA public-key cryptosystem

[[abstract]]In order to achieve sufficient security in a public-key cryptosystem, the numbers involved are very large (200 digits or more in length). Hardware implementation of the RSA system therefore is challenging. In this paper an RSA cryptosystem is proposed. The core modular multi plication operation is implemented with a block multiplier module, a modulus coefficient module and a mod-N module. Finally, an RSA coefficient module is used to accommodate the modular exponentiation of the RSA cryptosystem which is implemented on the host computer. Our approach avoids the high cost of a pure parallel design and the low speed of a pure serial one. For 512-bit words and a 100 MHz clock, the baud rate will be about 100K bits per second.[[fileno]]2030108030109[[department]]電機工程學