Method of Making High-K Dielectrics for embedded DRAMS

[[abstract]]An integrated circuit device having both an array of logic circuits and embedded DRAM circuits is provided using a process that avoids some of the most significant processing challenges for embedded DRAM integration. Transfer FETs and wiring lines are provided for the embedded DRAM circuits and FETs are provided for the logic portions of the device. A thin, conformal oxide layer is provided over the surface of the device to cover the transfer FETs and the logic FETs to protect portions of the device during formation of the charge storage capacitors. A mask is provided having openings over the appropriate source/drain regions of the transfer FETs and the oxide layer is etched. A planar or substantially planar lower capacitor electrode is defined by providing and patterning a first layer of doped polysilicon over the thin protective oxide layer in contact with the desired source/drain regions of the transfer FETs. Tantalum pentoxide or barium strantium titanate might be used as the capacitor dielectric to provide the needed capacitance for the cells of the embedded DRAM array. An upper capacitor electrode is provided and the protective oxide layer is removed from the logic circuits. Because the protective oxide layer is thinner and more uniform than is conventional, it is easier to perform this etching step without damaging the FETs of the logic circuit. A conventional salicide process can then be used to complete formation of the FETs of the logic circuits of the device.[[fileno]]2020309060076[[department]]材料科學工程學