Temporal Partitioning and Multi-Processor Scheduling for Reconfigurable Architectures

This poster presentation outlines a proposed framework for handling mapping of signal processingapplications to heterogeneous reconfigurable architectures. The methodology consists of anextension to traditional multi-processor scheduling by creating a separate HW track for generationof groups of tasks that are handled similarly to SW processes in a traditional multi-processorscheduling context.