Design Verifikation Patterns

Design Verification Patterns are formal specifications that define the semantics of design patterns. For each design pattern, the corresponding verification pattern give a set of proof obligations. They must be discharged for a correct implementation of the pattern. Additionally there is a set of properties that may be used in the design and verificationof applications that employ the pattern. The concept is illustrated by examples from general software engineering and more specialised properties for embedded software.