160-Gbit/s packet clock distribution with instantaneous synchronization and low timing jitter

A novel packet clock distribution concept based on insertion of in-band clock pilot is presented. Experimental results for 160 Gbit/s OTDM packet data indicate a low timing jitter of 250 fs for the bursty clock enabling error-free operation with 1 dB penalty