The authors present an integrated circuit realisation of a switched current phase-locked loop (PLL) in standard 2.4 µm CMOS technology. The centre frequency is tunable to 1 MHz at a clock frequency of 5.46 MHz. The PLL has a measured maximum phase error of 21 degrees. The chip consume
The phase-locked loop (PLL) is an essential building block of modern communication and computing sys...
In this work, we have designed CDR-PLL for 1GHz frequency. The design is carried out in the 180nm CM...
The main purpose of this project was to design a PLL circuit which can be locked at 1GHZ with four f...
The authors present an integrated circuit realisation of a switched current phase-locked loop (PLL) ...
This paper investigates the design of phase locked loops (PLLs) using the switched current (SI) tech...
A 533 MHz programmable phase-locked loop is designed for DDR applications using a switched current f...
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS In this paper, we are present d...
A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter A fully...
Abstract—Phase locked loops find wide application in several modern applications mostly in advance c...
A clock with high spectral purity is required in many applications. The spectral purity of the clock...
A fully integrated digital phase-locked loop (PLL) used as a clock multiplying circuit is designed. ...
A fully integrated phase-locked loop (PLL) fabricated in a 0.24μm, 2.5v digital CMOS technology is d...
A Phase Locked Loop (PLL) design based on a new phase detector (PD) is presented. It can be used as ...
The increasing demand for local high-frequency operations on microprocessor and data-communication c...
Abstract A novel frequency‐to‐voltage converter based phase‐locked loop (PLL) is proposed to overcom...
The phase-locked loop (PLL) is an essential building block of modern communication and computing sys...
In this work, we have designed CDR-PLL for 1GHz frequency. The design is carried out in the 180nm CM...
The main purpose of this project was to design a PLL circuit which can be locked at 1GHZ with four f...
The authors present an integrated circuit realisation of a switched current phase-locked loop (PLL) ...
This paper investigates the design of phase locked loops (PLLs) using the switched current (SI) tech...
A 533 MHz programmable phase-locked loop is designed for DDR applications using a switched current f...
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS In this paper, we are present d...
A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter A fully...
Abstract—Phase locked loops find wide application in several modern applications mostly in advance c...
A clock with high spectral purity is required in many applications. The spectral purity of the clock...
A fully integrated digital phase-locked loop (PLL) used as a clock multiplying circuit is designed. ...
A fully integrated phase-locked loop (PLL) fabricated in a 0.24μm, 2.5v digital CMOS technology is d...
A Phase Locked Loop (PLL) design based on a new phase detector (PD) is presented. It can be used as ...
The increasing demand for local high-frequency operations on microprocessor and data-communication c...
Abstract A novel frequency‐to‐voltage converter based phase‐locked loop (PLL) is proposed to overcom...
The phase-locked loop (PLL) is an essential building block of modern communication and computing sys...
In this work, we have designed CDR-PLL for 1GHz frequency. The design is carried out in the 180nm CM...
The main purpose of this project was to design a PLL circuit which can be locked at 1GHZ with four f...
DOI
Add to ORKG