Vector Parallel architecture for graphics acceleration in FPGA

This project designs a ARM System on Chip which displays a jagged Christmas tree using both, just the included processor of the system on chip as well as a dedicated hardware accelerator module which accelerates the rasterisation of triangles. This is displayed on a 640x480 VGA screen connected to an Intel DE-1 FPGA