Silicon interposers with TSVs - a basis for wafer level 3D system integration

This manuscript contains a detailed description of the fabrication steps for processing of silicon interposers with copper filled TSVs at 200mm and 300mm wafer level as well as their subsequent assembly treatment. A subsequent introduction of produces evaluation devices explains and outlines the vasatility of the silicon interposer approach to be a flexible base technology for different application scenarios