Hierarchical variability-aware compact models of 20nm bulk CMOS

This paper presents a hierarchical variability-aware compact model methodology based on a comprehensive simulation study of global process variation and local statistical variability on 20nm bulk planar CMOS. The area dependence of statistical variability is carefully examined in the presence of random discrete dopants; gate line edge roughness; metal gate granularity; and their combination. Hierarchical variability-aware compact models have been developed, extracted and used to evaluate the impact of process variation and statistical variability on SRAM stability and performance