Energy Estimation and Optimization of Embedded VLIW Processors based on Instruction Clustering

This paper extends the state of the art by improving the energy characterization efficiency of state-of-the-art ILP (instruction level parallelism) processors. Furthermore, the paper proposes a spatial scheduling algorithm based on a low-power reordering of the parallel operations within the same long instruction