Skew Insensitive Physical Links for Network on Chip

The increasing complexity, in terms of both physical dimension and performance demand, of current Systems on Chip (SoCs) led to the development of new suitable interconnect architecture, leveraging on computer network technology, called Network on Chip (NoC). This paper describes two architectures of advanced physical link for NoC, the former based on mesochronous technology, the latter based on asynchronous