Influence of parasitic coupling on current sharing in paralleled SiC MOSFET devices

Abstract This paper comprehensively investigates the current distribution behaviours of paralleled SiC MOSFET devices under the parasitic coupling between gate and power loops. Three types of connection that are commonly adopted in actual applications, comprising common source connection (CSC), Kelvin source connection (KSC) and hybrid source connection (HSC), are thoroughly discussed. The influence mechanism of mismatch in values for three parasitic inductances on current sharing during different switching periods is studied in theory. Simulations and experiments are also carried out and results are used to validate the theoretical analysis. Parasitic capacitance, common source and quasi common source parasitic inductance couplings are the three main coupling modes between gate loop and power loop in a circuit with paralleled SiC MOSFETs. The current imbalance is mainly due to the variation of gate‐source voltage generated by the mismatch in the parasitic inductances through the three coupling paths. This paper aims to provide an insight into current sharing mechanism of paralleled devices with circuit parasitic mismatches. Influence of every parasitic inductance under each of the three coupling modes is investigated and recommendation made on choice of coupling mode and viable switching speed and current balance tradeoff that can be adopted in a practical system design