In this tutorial paper the area of formal verification of DSP VLSI architectures is presented. The paper discuses the following topics: production systems, formal logic, the equational approach, and the signal flow graph approach. Each approach is explained using one or more of the current available systems.http://ieeexplore.ieee.org.libproxy.bridgeport.edu/stamp/stamp.jsp?tp=&arnumber=519255&tag=
The use of formal methods to verify the correctness of digital circuits is less constrained by the g...
In this paper, we introduce a novel approach for high level synthesis for DSP algorithms. Two featur...
International audienceOver the last decades, the practice of representing digital signal processing ...
Abstract--In this tutorial paper the area of formal verification of DSP VLSI architectures is presen...
This paper proposes a framework for the incorporation of formal methods in the design flow of digita...
Formal verification has, in recent years, become widely used in the design and implementation of la...
In this paper a new formal hardware verification approach for Digital Signal Processing Architecture...
In this thesis we propose a framework for the incorporation of formal methods in the design flow of ...
We describe the formal specification and verification of the VGI parallel DSP chip [1], which contai...
Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for d...
In this paper a new formal hardware verification approach for Digital Signal Processing Architecture...
Designing modern processors is a great challenge as they involve millions of components. Traditional...
As we do not have a preprint copy of this article we cannot legally post it, so please use this reco...
The paper presents a sequence of three projects on design and formal verification of pipelined and s...
This paper presents an overview of the different aspects in the area of the formal verification of V...
The use of formal methods to verify the correctness of digital circuits is less constrained by the g...
In this paper, we introduce a novel approach for high level synthesis for DSP algorithms. Two featur...
International audienceOver the last decades, the practice of representing digital signal processing ...
Abstract--In this tutorial paper the area of formal verification of DSP VLSI architectures is presen...
This paper proposes a framework for the incorporation of formal methods in the design flow of digita...
Formal verification has, in recent years, become widely used in the design and implementation of la...
In this paper a new formal hardware verification approach for Digital Signal Processing Architecture...
In this thesis we propose a framework for the incorporation of formal methods in the design flow of ...
We describe the formal specification and verification of the VGI parallel DSP chip [1], which contai...
Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for d...
In this paper a new formal hardware verification approach for Digital Signal Processing Architecture...
Designing modern processors is a great challenge as they involve millions of components. Traditional...
As we do not have a preprint copy of this article we cannot legally post it, so please use this reco...
The paper presents a sequence of three projects on design and formal verification of pipelined and s...
This paper presents an overview of the different aspects in the area of the formal verification of V...
The use of formal methods to verify the correctness of digital circuits is less constrained by the g...
In this paper, we introduce a novel approach for high level synthesis for DSP algorithms. Two featur...
International audienceOver the last decades, the practice of representing digital signal processing ...
Add to ORKG