In this paper, we introduce a formal approach for synthesis of array architectures. Four different forms are used to express the input algorithm: simultaneous recursion, recursion with respect to different variables, fixed nesting and variable nesting. Four different architectures for the same algorithm are obtained. As an example, a matrix-matrix multiplication algorithm is used to obtain four different optimal architectures. The different architectures of this example are compared in terms of area, time, broadcasting and required hardware.http://ieeexplore.ieee.org.libproxy.bridgeport.edu/stamp/stamp.jsp?tp=&arnumber=14549
We report our current research in a computer assisted methodology for synthesizing regular array pro...
Journal ArticleThis paper introduces a methodology for mapping algorithmic description into a concur...
Recent developments in the technology of fabricating large-scale integrated circuits have made it po...
In this paper, we introduce a formal approach for synthesis of parallel architectures. Four differen...
Two approaches to architecture-independent parallel computation are investigated: a constructive fun...
Due to advances in VLSI technology, it is possible to implement complex digital systems on a single ...
Efficient implementation of problems on processor arrays requires dedicated compiling techniques. Th...
A novel VLSI (Very Large Scale Integration) methodology based on the hierarchical design of computat...
AbstractThis paper presents an efficient parallel implementation of matrix multiplication on three p...
The size of the VLSI circuit is increasing at a very rapid pace, and soon the sequential algorithms ...
Combinatorial Designs, also known as experimental designs, historically first were used in agricultu...
AbstractThis paper describes a new method of automatic generation of concurrent programs which const...
Submitted for publication to IEEE TPDS The performance of both serial and parallel implementations o...
The ability to describe array expressions in terms of the shapes of their arguments and the symbolic...
A tool activity diagram is presented. The tool facilitates parallel program development by providing...
We report our current research in a computer assisted methodology for synthesizing regular array pro...
Journal ArticleThis paper introduces a methodology for mapping algorithmic description into a concur...
Recent developments in the technology of fabricating large-scale integrated circuits have made it po...
In this paper, we introduce a formal approach for synthesis of parallel architectures. Four differen...
Two approaches to architecture-independent parallel computation are investigated: a constructive fun...
Due to advances in VLSI technology, it is possible to implement complex digital systems on a single ...
Efficient implementation of problems on processor arrays requires dedicated compiling techniques. Th...
A novel VLSI (Very Large Scale Integration) methodology based on the hierarchical design of computat...
AbstractThis paper presents an efficient parallel implementation of matrix multiplication on three p...
The size of the VLSI circuit is increasing at a very rapid pace, and soon the sequential algorithms ...
Combinatorial Designs, also known as experimental designs, historically first were used in agricultu...
AbstractThis paper describes a new method of automatic generation of concurrent programs which const...
Submitted for publication to IEEE TPDS The performance of both serial and parallel implementations o...
The ability to describe array expressions in terms of the shapes of their arguments and the symbolic...
A tool activity diagram is presented. The tool facilitates parallel program development by providing...
We report our current research in a computer assisted methodology for synthesizing regular array pro...
Journal ArticleThis paper introduces a methodology for mapping algorithmic description into a concur...
Recent developments in the technology of fabricating large-scale integrated circuits have made it po...