Topics
algorithmMusic genre
International audienceIn turbo decoding of product codes, we propose an algorithm implementation, based on Chase-Pyndiah algorithm, which exhibits a modular, simple structure with fine grain parallelism. It is implemented into deep pipelined architectures, including an interleaving block decoding scheme, with good potential on FPGAs and MP-SoCs targets. We include an evaluation of the essential parameters of those architectures, which are situated in a different area of the block turbo decoder implementation design space
Abstract — This paper presents a new turbo coding scheme for high data rate applications. It uses a ...
Abstract—This paper introduces a turbo decoder that utilizes multiple soft-in/soft-out (SISO) decode...
Turbo product codes (TPCs) provide an attractive alternative to recursive systematic convolutional (...
International audienceIn turbo decoding of product codes, we propose an algorithm implementation, ba...
Abstract This article proposes to explore parallelism in Turbo-Product Code (TPC) decoding through a...
International audienceA full-parallel architecture for turbo decoding, which achieves ultra high dat...
International audienceWe present a low-complexity architecture designed for the decoding of block tu...
In this study, the authors discuss the implementation of a low latency decoding algorithm for turbo ...
Two soft-input-soft-output iterative decoding algorithms for product code were studied and developed...
This paper gives a general overview of the implementation aspects of turbo decoders. Although the pa...
In this paper, we present two new hardware architectures for Turbo Code decoding that combine functi...
Turbo codes are error-correcting codes with performance that is close to the Shannon theoretical lim...
International audienceIn this paper, the use of single-error-correcting Reed-Solomon (RS) product co...
Abstract — For high data rate applications, the implementation of iterative turbo-like decoders requ...
This thesis is aimed to implement turbo decoder with various iteratie decoding algorithms, and to co...
Abstract — This paper presents a new turbo coding scheme for high data rate applications. It uses a ...
Abstract—This paper introduces a turbo decoder that utilizes multiple soft-in/soft-out (SISO) decode...
Turbo product codes (TPCs) provide an attractive alternative to recursive systematic convolutional (...
International audienceIn turbo decoding of product codes, we propose an algorithm implementation, ba...
Abstract This article proposes to explore parallelism in Turbo-Product Code (TPC) decoding through a...
International audienceA full-parallel architecture for turbo decoding, which achieves ultra high dat...
International audienceWe present a low-complexity architecture designed for the decoding of block tu...
In this study, the authors discuss the implementation of a low latency decoding algorithm for turbo ...
Two soft-input-soft-output iterative decoding algorithms for product code were studied and developed...
This paper gives a general overview of the implementation aspects of turbo decoders. Although the pa...
In this paper, we present two new hardware architectures for Turbo Code decoding that combine functi...
Turbo codes are error-correcting codes with performance that is close to the Shannon theoretical lim...
International audienceIn this paper, the use of single-error-correcting Reed-Solomon (RS) product co...
Abstract — For high data rate applications, the implementation of iterative turbo-like decoders requ...
This thesis is aimed to implement turbo decoder with various iteratie decoding algorithms, and to co...
Abstract — This paper presents a new turbo coding scheme for high data rate applications. It uses a ...
Abstract—This paper introduces a turbo decoder that utilizes multiple soft-in/soft-out (SISO) decode...
Turbo product codes (TPCs) provide an attractive alternative to recursive systematic convolutional (...
Add to ORKG