An alternative switching delay reduction technique for CMOS & BiCMOS digital circuits is examined. A simplified BSIM3V2 model equation is used to analyze CMOS inverter delay for different VDD, Tox, and VT. PSPICE BiCMOS delay results are presented over a wide range of VDD, Tox, and VT
Standard low power design utilizes a variety of approaches for supply and threshold control to reduc...
This paper presents a unified model for delay estimation in various CMOS logic styles. It also deriv...
The demand of extremely long battery life for electronic devices is the driving force for modern sem...
An alternative switching delay reduction technique for CMOS & BiCMOS digital circuits is examined. A...
Based on an explicit formulation of delays, an improved model for low voltage operation of CMOS inve...
The speed sensitivity of the BiCMOS, CMOS and ECL inverter circuits to changes in the key MOS/BJT de...
A circuit analysis of the BiCMOS switching transient is presented. The BiCMOS pull-up delay as a fun...
In this paper an accurate, analytical model for the evaluation of the CMOS inverter delay in the sub...
In this paper, some of the most practically interesting Full Adder topologies are analyzed in terms ...
An accurate and fast technique has been developed for computing the supply current as well as the de...
Due to the continual development of the CMOS IC technology, there is a corresponding strong demand f...
A non-iterative formula is derived for calculating the delay time of digital BiCMOS circuits with th...
AbstractPropagation delay is one of the important issues for designing and synthesizing any VLSI cir...
This paper presents a unified model for delay estimation in various CMOS logic styles including conv...
Temperature-dependent BiCMOS gate delay analysis including high current transient has been developed...
Standard low power design utilizes a variety of approaches for supply and threshold control to reduc...
This paper presents a unified model for delay estimation in various CMOS logic styles. It also deriv...
The demand of extremely long battery life for electronic devices is the driving force for modern sem...
An alternative switching delay reduction technique for CMOS & BiCMOS digital circuits is examined. A...
Based on an explicit formulation of delays, an improved model for low voltage operation of CMOS inve...
The speed sensitivity of the BiCMOS, CMOS and ECL inverter circuits to changes in the key MOS/BJT de...
A circuit analysis of the BiCMOS switching transient is presented. The BiCMOS pull-up delay as a fun...
In this paper an accurate, analytical model for the evaluation of the CMOS inverter delay in the sub...
In this paper, some of the most practically interesting Full Adder topologies are analyzed in terms ...
An accurate and fast technique has been developed for computing the supply current as well as the de...
Due to the continual development of the CMOS IC technology, there is a corresponding strong demand f...
A non-iterative formula is derived for calculating the delay time of digital BiCMOS circuits with th...
AbstractPropagation delay is one of the important issues for designing and synthesizing any VLSI cir...
This paper presents a unified model for delay estimation in various CMOS logic styles including conv...
Temperature-dependent BiCMOS gate delay analysis including high current transient has been developed...
Standard low power design utilizes a variety of approaches for supply and threshold control to reduc...
This paper presents a unified model for delay estimation in various CMOS logic styles. It also deriv...
The demand of extremely long battery life for electronic devices is the driving force for modern sem...
Add to ORKG