Error rate prediction for digital architectures: test methodology and tools

ISBN :978-1-4020-5646-8This paper describes two different but complementary approaches that can be used to perform SEU-like fault injection sessions in digital processors in order to predict error rates. Results obtained for a case studied, the LEON processor, illustrate the complementary aspects of proposed strategies