As delay models used in logic timing simulation become more and more complex, the problem of model parameter values extraction arise as an important issue, which is necessary to face in order to achieve a practical implementation of the model. In this way, this communication describes the characterization process associated to the previously developed Delay Degradation Model for CMOS logic gates (DDM) and the implementation of an automatic characterization tool that automates the process and allows an easy and fast model parameters extraction
We introduce the Composable Involution Delay Model (CIDM) for fast and accurate digital simulation. ...
MasterStatic timing analysis (STA) is a design process to verify the satisfaction of timing constrai...
[[abstract]]This paper defines a new diagnosis problem for diagnosing delay defects based upon stati...
12th International Workshop, PATMOS: : International Workshop on Power and Timing Modeling, Optimiza...
The authors present the Inertial and Degradation Delay Model (IDDM) for CMOS digital simulation. Th...
Timing verification of digital CMOS circuits is a key point in the design process. In this contribu...
This communication presents the evidence of a degradation effect causing important reductions in th...
This communication presents HALOTIS, a novel high accuracy logic timing simulation tool, that incor...
International audienceDelay estimation is a crucial task in digital circuit design as it provides th...
This paper presents a new model for CMOS structures delays estimation based on a deep analysis of co...
Nowadays, verification of digital integrated circuit has been focused more and more from the timing...
The verification of the timing requirements of large VLSI circuits is generally performed by using ...
Es una ponencia del Congreso: PATMOS 2004 : 14th International Workshop on Power and Timing Modeling...
Delay evaluation is always a crucial concern in the VLSI de-sign and it becomes increasingly more cr...
Design closure in today\u27s advanced chip construction requires a delicate balance among various co...
We introduce the Composable Involution Delay Model (CIDM) for fast and accurate digital simulation. ...
MasterStatic timing analysis (STA) is a design process to verify the satisfaction of timing constrai...
[[abstract]]This paper defines a new diagnosis problem for diagnosing delay defects based upon stati...
12th International Workshop, PATMOS: : International Workshop on Power and Timing Modeling, Optimiza...
The authors present the Inertial and Degradation Delay Model (IDDM) for CMOS digital simulation. Th...
Timing verification of digital CMOS circuits is a key point in the design process. In this contribu...
This communication presents the evidence of a degradation effect causing important reductions in th...
This communication presents HALOTIS, a novel high accuracy logic timing simulation tool, that incor...
International audienceDelay estimation is a crucial task in digital circuit design as it provides th...
This paper presents a new model for CMOS structures delays estimation based on a deep analysis of co...
Nowadays, verification of digital integrated circuit has been focused more and more from the timing...
The verification of the timing requirements of large VLSI circuits is generally performed by using ...
Es una ponencia del Congreso: PATMOS 2004 : 14th International Workshop on Power and Timing Modeling...
Delay evaluation is always a crucial concern in the VLSI de-sign and it becomes increasingly more cr...
Design closure in today\u27s advanced chip construction requires a delicate balance among various co...
We introduce the Composable Involution Delay Model (CIDM) for fast and accurate digital simulation. ...
MasterStatic timing analysis (STA) is a design process to verify the satisfaction of timing constrai...
[[abstract]]This paper defines a new diagnosis problem for diagnosing delay defects based upon stati...
Add to ORKG