Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC2006886-89
This paper proposes a frame work for High Level Synthesis of DSP algorithms with emphasis on differe...
In this paper we propose a methodology that takes into account bit-width to optimize area and power ...
High-level synthesis is a novel method to generate a RT-level hardware description automatically fro...
MiniBit, our automated approach for optimizing bit-widths of fixed-point designs is based on static ...
ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings3III/3...
We describe a method for the formal determination of signal bit width in fixed points VLSI implement...
This paper presents an approach to the wordlength al-location and optimization problem for linear di...
Abstract—We consider the extent to which the bit-level repre-sentation of variables can be used to o...
Abstract — In this paper we present a methodology for FPGA datapath precision optimization subject t...
We present a floating-point precision modeling methodology that can be used to develop application a...
International audienceWith the growing complexity of applications, designers need to fit more and mo...
Abstract: In this paper, the recently introduced optimisation strategy, imperialist competitive algo...
2nd Place in IIE Regional Conference Technical Paper CompetitionThis paper describes how to setup an...
The hardware as well as software communities have recently experienced a shift towards mitigating bi...
— In this paper we propose a methodology that takes into account bit-width to optimize area and powe...
This paper proposes a frame work for High Level Synthesis of DSP algorithms with emphasis on differe...
In this paper we propose a methodology that takes into account bit-width to optimize area and power ...
High-level synthesis is a novel method to generate a RT-level hardware description automatically fro...
MiniBit, our automated approach for optimizing bit-widths of fixed-point designs is based on static ...
ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings3III/3...
We describe a method for the formal determination of signal bit width in fixed points VLSI implement...
This paper presents an approach to the wordlength al-location and optimization problem for linear di...
Abstract—We consider the extent to which the bit-level repre-sentation of variables can be used to o...
Abstract — In this paper we present a methodology for FPGA datapath precision optimization subject t...
We present a floating-point precision modeling methodology that can be used to develop application a...
International audienceWith the growing complexity of applications, designers need to fit more and mo...
Abstract: In this paper, the recently introduced optimisation strategy, imperialist competitive algo...
2nd Place in IIE Regional Conference Technical Paper CompetitionThis paper describes how to setup an...
The hardware as well as software communities have recently experienced a shift towards mitigating bi...
— In this paper we propose a methodology that takes into account bit-width to optimize area and powe...
This paper proposes a frame work for High Level Synthesis of DSP algorithms with emphasis on differe...
In this paper we propose a methodology that takes into account bit-width to optimize area and power ...
High-level synthesis is a novel method to generate a RT-level hardware description automatically fro...
DOI
Add to ORKG