Design techniques for radiation hardened-phase locked loops

Graduation date: 2006Spacecrafts experience radiation in the course of their operation\ud and all electronic equipment on board these spacecrafts has to\ud be designed to withstand the effects of this radiation.\ud This thesis describes the effects of total ionization dose (TID)\ud and single event transients (SET) in phase-locked loops - an\ud important circuit block for communication circuits and clock generation.\ud \ud The design of a digital phase-locked loop made tolerant to SET\ud through redundancy and error correction techniques has been described.\ud Digital phase-locked loops can also incorporate self-calibration\ud techniques to compensate for the effects of TID.\ud A linear analysis is presented for the design of digital phase-locked loops.\ud This digital phase-locked loop was fabricated in the Honeywell 0.35 μm SOI\ud CMOS process