Performance of multiple-bus interconnections for multiprocessors

Bus structures, in general, are easily understood and therefore preferred by manufactures for implementation. Multiple-bus systems can be viewed as an incremental expansion of single-bus architectures that can provide high bandwidth and reliability. This research note provides a brief overview of various analytical techniques suitable for performance evaluation of the multiple-bus multiprocessors. Some results and comparisons based on these techniques are also provided. © 1990