Ask
Search
My library

About
Statistics
Contact
Data Protection
Accessibility
Imprint
Changelog
Frontend: v1.31.3
Backend: v1.11.4

We use cookies to provide a better user experience.

Data Protection

FPGA implementation of an efficient high-speed DVB-S2X block-interleaver

Vassiliev, Youri Vladimirovitch

Publication date

January 2018

Publisher

Norwegian University of Science and Technology (NTNU) Library

Abstract

In this Master's Thesis a new DVB-S2X block-interleaver is presented that uses only one block of memory

Extracted data

Related items

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and Implementation of a Configurable Fully Compliant DVB-S2 LDPC Encoder for High Data-Rate Downlink Payload

BARTOLACCI, GIACOMO

July 2093

This Master's Thesis, the result of my experience with the Department of Information (DII) at the Un...

Efficient implementation of channel coding and interleaver for Digital Video Broadcasting (DVB-T2) on FPGA

Shah, Syed Abdul Baqi
Nooshabadi, Saeid
Har, Dong Soo

September 2012

This paper presents the implementation of a single FPGA intellectual property (IP) core for channel ...

Feasibility and implementation study of a high-throughput DVB-S2 LDPC Decoder on FPGA architecture

Boistault, Etienne

[ENGLISH] The aim of this project consists in the study of the error correcting codes LDPC (Low Dens...

Feasibility and implementation study of a high-throughput DVB-S2 LDPC Decoder on FPGA architecture

Boistault, Etienne

October 2014

[ENGLISH] The aim of this project consists in the study of the error correcting codes LDPC (Low Dens...

Design and FPGA implementation of trellis coded modem based on DVB standard

Nikfal, Danial

January 2005

This thesis concentrates on the implementation of a base-band modem specified by Digital Video Broad...

Field-programmable gate-array (FPGA) implementation of low-density parity-check (LDPC) decoder in digital video broadcasting - second generation satellite (DVB-S2)

Loi, Kung Chi Cinnati

August 2010

In recent years, LDPC codes are gaining a lot of attention among researchers. Its near-Shannon perfo...

Field-programmable gate-array (FPGA) implementation of low-density parity-check (LDPC) decoder in digital video broadcasting - second generation satellite (DVB-S2)

Loi, Kung Chi Cinnati

September 2010

In recent years, LDPC codes are gaining a lot of attention among researchers. Its near-Shannon perfo...

The efficient interleaving of digital-video-broadcasting-satellite 2nd generations system

Mohammed Jabbar Mohammed Ameen
Hussam Jawad Kadhim

November 2020

The DVB-S2 system is designed as a toolbox to permit the execution of the satellite programs. Interl...

Buffers optimization for multi-core decoders

Boutillon, E.
Marchand, Cédric

March 2023

International audienceFor very high-speed satellite communication (up to 10 Gbit/s), the natural lev...

LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA

August 2019

A multi-rate LDPC decoder architecture for DVB-S2 codes based on FPGA is proposed. Through elementar...

LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA

August 2019

A multi-rate LDPC decoder architecture for DVB-S2 codes based on FPGA is proposed. Through elementar...

Multi-standard interleaver architecture for high-speed turbo decoders

DILONARDO, ANGELO RAFFAELE

February 2048

A turbo decoder consists of SISO blocks and interleaver. A parallel architecture for turbo decoder i...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and Implementation of a Configurable Fully Compliant DVB-S2 LDPC Encoder for High Data-Rate Downlink Payload

BARTOLACCI, GIACOMO

July 2093

This Master's Thesis, the result of my experience with the Department of Information (DII) at the Un...

Efficient implementation of channel coding and interleaver for Digital Video Broadcasting (DVB-T2) on FPGA

Shah, Syed Abdul Baqi
Nooshabadi, Saeid
Har, Dong Soo

September 2012

This paper presents the implementation of a single FPGA intellectual property (IP) core for channel ...

Feasibility and implementation study of a high-throughput DVB-S2 LDPC Decoder on FPGA architecture

Boistault, Etienne

[ENGLISH] The aim of this project consists in the study of the error correcting codes LDPC (Low Dens...

Feasibility and implementation study of a high-throughput DVB-S2 LDPC Decoder on FPGA architecture

Boistault, Etienne

October 2014

[ENGLISH] The aim of this project consists in the study of the error correcting codes LDPC (Low Dens...

Design and FPGA implementation of trellis coded modem based on DVB standard

Nikfal, Danial

January 2005

This thesis concentrates on the implementation of a base-band modem specified by Digital Video Broad...

Field-programmable gate-array (FPGA) implementation of low-density parity-check (LDPC) decoder in digital video broadcasting - second generation satellite (DVB-S2)

Loi, Kung Chi Cinnati

August 2010

In recent years, LDPC codes are gaining a lot of attention among researchers. Its near-Shannon perfo...

Field-programmable gate-array (FPGA) implementation of low-density parity-check (LDPC) decoder in digital video broadcasting - second generation satellite (DVB-S2)

Loi, Kung Chi Cinnati

September 2010

In recent years, LDPC codes are gaining a lot of attention among researchers. Its near-Shannon perfo...

The efficient interleaving of digital-video-broadcasting-satellite 2nd generations system

Mohammed Jabbar Mohammed Ameen
Hussam Jawad Kadhim

November 2020

The DVB-S2 system is designed as a toolbox to permit the execution of the satellite programs. Interl...

Buffers optimization for multi-core decoders

Boutillon, E.
Marchand, Cédric

March 2023

International audienceFor very high-speed satellite communication (up to 10 Gbit/s), the natural lev...

LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA

August 2019

A multi-rate LDPC decoder architecture for DVB-S2 codes based on FPGA is proposed. Through elementar...

LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA

August 2019

A multi-rate LDPC decoder architecture for DVB-S2 codes based on FPGA is proposed. Through elementar...

Multi-standard interleaver architecture for high-speed turbo decoders

DILONARDO, ANGELO RAFFAELE

February 2048

A turbo decoder consists of SISO blocks and interleaver. A parallel architecture for turbo decoder i...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Li, Meng
Abdel Nour, Charbel
Jego, Christophe
Douillard, Catherine

October 2010

International audienceSignal Space Diversity (SSD) has been lately adopted into the second generatio...

Design and Implementation of a Configurable Fully Compliant DVB-S2 LDPC Encoder for High Data-Rate Downlink Payload

BARTOLACCI, GIACOMO

July 2093

This Master's Thesis, the result of my experience with the Department of Information (DII) at the Un...