A Novel Latch Design for High-Speed GaAs Circuits

A GaAs latch design suitable for dynamic logic families is presented. This novel concept is compared with other common GaAs logic circuits in terms of device count, area, clock rate and power consumption. The results demonstrate that the Single Phase Latch (SPL) achieves a throughput 5.7 greater than other dynamic latches while driving twice the capacitive load. It is the simplest, the fastest and consumes less power than other reported dynamic latch structure