Phase-locked loop-based active optical clock distribution

Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2004.Includes bibliographical references (p. 103-105).Reducing the timing uncertainty associated with clock edges has become an exceedingly difficult problem as clock frequencies in high-performance processors increase past several gigahertz. Absolute quantities of skew and jitter that were insignificant at lower frequencies now consume an increasingly large percentage of each clock cycle and directly reduce the time available for logic propagation. Processor designers currently employ several types of electrical deskew mechanisms to combat this problem in order to delay the inevitable need for more radical clocking solutions. Optical clock distribution has the potential to deliver extremely high precision global clocks across large chips. However, traditional transimpedance amplifier approaches to optical-electrical conversion introduce so much timing uncertainty that the accuracy gained through optical global distribution is lost at the global-to-local clock domain interface. This thesis analyzes the feasibility of a phase-locked loop (PLL) based approach to the optical-electrical clock signal conversion. The proposed small-signal current-steering optical-electrical phase detector extracts timing information from the optical reference without explicit optical-electrical conversion. This phase detector is integrated with a loop filter, LC VCO, and frequency divider to form a complete optical-electrical PLL system capable of generating 1.6 GHz local electrical clocks from a 200 MHz global optical reference. The insights gained through the design and implementation of this system are used as the basis for a broader analysis of the advantages and challenges of PLL-based optical clock distribution systems.by Alexandra M. Kern.S.M