Evaluation of Compiler Generator for Computer Architecture Evaluation

We have been developing a Compiler Generator which makes a system designer evaluate his/her architecture easily. In this paper, the performance of the compiler generator is presented. Experimental results show that the compiler generator produces a relatively good backend compiler from the formal architecture information. These results imply the automatic generation of optimizing compilers from architecture descriptions written in HDLs will be possible