Area recovery under depth constraint by cut substitution for technology mapping for LUT-based FPGAs

13th Asia and South Pacific Design Automation Conference (ASP-DAC 2008) : 第13回アジア南太平洋設計自動化会議 : January 21-24, 2008 : COEX, Seoul, KoreaIn this paper we present the post-processing algorithm, Cut Substitution, for technology mapping for LUT-based FPGAs to minimize the area under depth minimum constraint. The problem to generate a LUT’s network whose area is minimum under depth minimum costraint seems to be as difficult as NP-Hard class problem. Cut Substitution is the process to generate a local optimum solution by eliminating redundant LUTs while the depth of network is maintained. The experiments shows that the proposed method derives the solutions whose area are 9% smaller than the solutions of a previous state-of-the-art, DAOmap on average