Design of a Quantization-Noise-Suppressed Transmitter by Using Pre-distortion Technique and a CMOS Quadrature VCO

[[abstract]]本論文提出運用預失真技術抑制量化雜訊之發射機，本研究是利用數位預失真技術將基頻調制訊號進行預失真，在進行正交調制時與運用差異積分調制器(DSM，Delta-Sigma Modulator)之分數式頻率合成器的量化雜訊做抵銷，達到相位誤差補償並降低量化雜訊所造成之相位雜訊，研究結果其使用二階差異積分調制器並且預失真開啟時，相位雜訊表現可在迴路頻寬內降低6dB。 CMOS正交電壓控制振盪器設計部分，本研究使用TSMC 0 18um CMOS製程來設計5 GHz正交電壓控制振盪器，振盪器採並聯耦合架構，並將其振盪器晶片整合成直接升頻式發射機，並量測其調制品質。[[abstract]]This thesis presents the use of pre-distortion techniques to suppress quantization noise of the transmitter this study is the use of digital pre-distortion technology baseband modulation signal pre-distortion making use of orthogonal modulation with the Delta-Sigma Modulator (DSM) of the fractional quantization noise frequency synthesizer to do offset phase error compensation and to reduce the quantization noise caused by the phase noise the results of its second-order DSM pre-distortion is turned on the phase noise performance within the loop bandwidth can be reduced 6dB CMOS quadrature voltage-controlled oscillator (QVCO) design part of this study using TSMC 0 18um CMOS process to design a 5 GHz QVCO coupled oscillators to adopt parallel architecture and integrated into the chip directly to the oscillator frequency transmitter and measuring the modulation qualit