Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are logarithmic in the wire lengths. These conditions are imposed by area requirements and the velocity of light
Design closure in today\u27s advanced chip construction requires a delicate balance among various co...
Using VLSI technology, it will soon be possible to implement entire computing systems on one monolit...
We have developed a computer‐efficient algorithm and carried out computer simulations on the single ...
Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are log...
With feature sizes decreasing and chip area increasing it becomes more and more time consuming to tr...
Abstrnct-The propagation delay of interconnection lines is a major factor in determining the perform...
ransmission of signals on large capacitance paths in a VLSI system may result in substantial degrada...
With shrinking feature size and growing integration density in the Deep Sub- Micron (DSM) technologi...
As a remarkable development of VLSI technology, a gate switching delay is reduced and a signal delay...
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer S...
Based on idealized interconnect scaling rules, we derive the optimal distribution of linewidths as a...
thesisAs microelectronics continue to scale, the transistor delay decreases while the wire delay re...
In this paper, we consider non-uniform wire-sizing. Given a wire segment of length L, let f(x) be th...
Using VLSI technology, it will soon be possible to implement entire computing systems on one monolit...
Continuing VLSI technology scaling raises several deep submicron (DSM) problems like relatively slow...
Design closure in today\u27s advanced chip construction requires a delicate balance among various co...
Using VLSI technology, it will soon be possible to implement entire computing systems on one monolit...
We have developed a computer‐efficient algorithm and carried out computer simulations on the single ...
Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are log...
With feature sizes decreasing and chip area increasing it becomes more and more time consuming to tr...
Abstrnct-The propagation delay of interconnection lines is a major factor in determining the perform...
ransmission of signals on large capacitance paths in a VLSI system may result in substantial degrada...
With shrinking feature size and growing integration density in the Deep Sub- Micron (DSM) technologi...
As a remarkable development of VLSI technology, a gate switching delay is reduced and a signal delay...
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer S...
Based on idealized interconnect scaling rules, we derive the optimal distribution of linewidths as a...
thesisAs microelectronics continue to scale, the transistor delay decreases while the wire delay re...
In this paper, we consider non-uniform wire-sizing. Given a wire segment of length L, let f(x) be th...
Using VLSI technology, it will soon be possible to implement entire computing systems on one monolit...
Continuing VLSI technology scaling raises several deep submicron (DSM) problems like relatively slow...
Design closure in today\u27s advanced chip construction requires a delicate balance among various co...
Using VLSI technology, it will soon be possible to implement entire computing systems on one monolit...
We have developed a computer‐efficient algorithm and carried out computer simulations on the single ...
DOI
Add to ORKG