Clock distribution is vital to all synchronous integrated circuits; a poor clock distribution network can result in limited speed, high power consumption, and non-functional circuits. As process dimensions continue to scale, clock distribution faces ever increasing numbers of clock sinks and increased uncertainty in physical and electrical parameters that can significantly limit the yield of manufactured chips. This thesis examines clock tree analysis and synthesis in the presence of process parameters and variation by introducing concepts in statistical analysis, clock tree routing, and clock tree buffer/wire tuning. The efficient statistical analysis techniques developed enable optimization to route and tune variation-aware clock trees. A...
The clock trees of high-performance synchronous circuits have many clock logic cells (e.g., clock ga...
In the nanometer VLSI technology, the variation effects like manufacturing variation, power supply n...
In ultra-deep submicron VLSI designs, clock network layout plays an increasingly important role in d...
Clock distribution is vital to all synchronous integrated circuits; a poor clock distribution networ...
Abstract — This paper investigates methods for minimizing the impact of process variation on clock s...
Abstract — This work develops an analytic framework for clock tree analysis considering process vari...
In nanometer-scale VLSI physical design, clock tree becomes a major concern on determining the total...
In synchronous circuit design, data is processed in an orderly fashion with the help of sequential e...
The design of clock distribution networks in synchronous digital systems presents enormous challenge...
textLogic optimization and clock network optimization for power, performance and area trade-off have...
In ultra-deep submicron VLSI designs, clock network layout plays an increasingly important role on d...
As VLSI technology moves into the Ultra-Deep Sub-Micron (UDSM) era, manufacturing variations, power ...
The move to deep submicron processes has brought about new problems that designers must contend with...
jltsaiocae. wisc. edu Abstract- Zero-skew clock-tree.with minimum clock-delay is preferable due to i...
In this paper, we propose a novel and efficient algorithm for modelling sub-65 nm clock interconnect...
The clock trees of high-performance synchronous circuits have many clock logic cells (e.g., clock ga...
In the nanometer VLSI technology, the variation effects like manufacturing variation, power supply n...
In ultra-deep submicron VLSI designs, clock network layout plays an increasingly important role in d...
Clock distribution is vital to all synchronous integrated circuits; a poor clock distribution networ...
Abstract — This paper investigates methods for minimizing the impact of process variation on clock s...
Abstract — This work develops an analytic framework for clock tree analysis considering process vari...
In nanometer-scale VLSI physical design, clock tree becomes a major concern on determining the total...
In synchronous circuit design, data is processed in an orderly fashion with the help of sequential e...
The design of clock distribution networks in synchronous digital systems presents enormous challenge...
textLogic optimization and clock network optimization for power, performance and area trade-off have...
In ultra-deep submicron VLSI designs, clock network layout plays an increasingly important role on d...
As VLSI technology moves into the Ultra-Deep Sub-Micron (UDSM) era, manufacturing variations, power ...
The move to deep submicron processes has brought about new problems that designers must contend with...
jltsaiocae. wisc. edu Abstract- Zero-skew clock-tree.with minimum clock-delay is preferable due to i...
In this paper, we propose a novel and efficient algorithm for modelling sub-65 nm clock interconnect...
The clock trees of high-performance synchronous circuits have many clock logic cells (e.g., clock ga...
In the nanometer VLSI technology, the variation effects like manufacturing variation, power supply n...
In ultra-deep submicron VLSI designs, clock network layout plays an increasingly important role in d...
Add to ORKG