High-speed binary multiplier

A multiplier is described which uses a ‘tree’ of adders to add the partial products, resulting in a considerable increase in speed when the adders have a carry-propagation delay per bit which is appreciably less than the addition delay. © 1971, The Institution of Electrical Engineers. All rights reserved