Prototyping the MBTAC Processor for the REPLICA CMP

Current chip multiprocessors (CMP) have mostly been designed by replicating sequential/single core processors and providing some support for operating them with a shared memory. As a result of this, they define asynchronous compu- tational model of threads, often require maximizing the local- ity of memory references to get decent performance, and fea- ture high intercommunication overheads, that make parallel programming tedious for general purpose functionalities. Most of these problems can be eliminated by designing the processors architecture for scalable general purpose comput- ing from the very beginning like done in processors for config- urable emulated shared memory (CESM) CMPs. They pro- vide support for machine instruction-level synchronization, make use of multithreading to support latency-insensitive computation, and promote the concept of uniform synchro- nous shared memory for easy variable allocation and conven- ient data exchange. In our earlier work we have proposed the first CESM architecture TOTAL ECLIPSE composed of early MBTAC processors making use of very low-overhead multi- threading, parallel computing savvy functional unit organiza- tion, support for fast synchronization between the instruc- tions and threads, and highly efficient multioperations. Unfortunately, certain key parts of these processors turned out to be hardly implementable and overall they lacked sup- port for ordered multiprefix operations and full configurabil- ity of the CESM scheme. In this paper we introduce a new fully configurable version of the MBTAC processor for our new REPLICA CESM architecture and the first FPGA imple- mentations of it. To evaluate it, we execute short test programs on it and compare it preliminary against Intel Core i7 and DLX processors. Our FPGA design flow and testing approach are described