A study of algorithms for parallel computers and VLSI systolic processor arrays

In this Thesis the design and analysis of parallel algorithms is investigated under the framework of, either being suitable for execution on asynchronous Multiprocessor testbeds (MIMD organizations), or, due to the recent remarkable advance of Very Large Scale Integrated (VLSI) circuitry, of being suitable for direct hardware implementation. [Continues.