Leveraging heterogeneity in DRAM main memories to accelerate critical word access

  • Balasubramonian, Rajeev
  • Chatterjee, Niladrish
Publication date
January 2012
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Language
English

Abstract

pre-printThe DRAM main memory system in modern servers is largely homogeneous. In recent years, DRAM manufacturers have produced chips with vastly differing latency and energy characteristics. This provides the opportunity to build a heterogeneous main memory system where different parts of the address space can yield different latencies and energy per access. The limited prior work in this area has explored smart placement of pages with high activities. In this paper, we propose a novel alternative to exploit DRAM heterogeneity. We observe that the critical word in a cache line can be easily recognized beforehand and placed in a ow-latency region of the main memory. Other non-critical words of the cache line can be placed in a low-energy r...

Extracted data

Loading...
Loading...Loading...Loading...
We use cookies to provide a better user experience.