Discrete-time integrated circuits for chaotic communication

This paper gives design considerations for the synthesis of analog discrete-time encoder-decoder pairs based on digital filter structures with overflow non-linearity. Simulation results from an integrated prototype using switched-capacitor techniques and designed in a 0.8 /spl mu/m CMOS technology are presented to validate the suitability of these systems for information encryption