Adrin Cristal

Modern out-of-order processors tolerate longlatency memory operations by supporting a large number of inflight instructions. This is achieved in part through proper sizing of critical resources, such as register files or instruction queues. In light of the increasing gap between processor speed and memory latency, tolerating upcoming latencies in this way would require impractical sizes of such critical resources