Techniques for Fast Instruction Cache Performance Evaluation

This paper evaluates techniques that attempt to overcome these problems for instruction cache performance evaluation. For each technique variations with and without periodic context switches areexamined. Information calculated during the compilation is used to reduce the number of references in the trace. Thus, in effect references arestripped beforethe initial trace is generated. These techniques areshown to significantly reduce the time required for evaluating instruction caches with no loss of accuracy